## Encoding of 8086 Instructions

! 8086 Instructions are represented as binary numbers Instructions require between 1 and 6 bytes

Note that some architectures have fixed length instructions (particularly RISC architectures)

| byte | 76 | 543 | 2 | 1 | 0 | Opcode byte <br> Addressing mode byte |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | opcode |  |  | d | w |  |
| 2 | mod | reg |  | r/m |  |  |
| 3 | [optional] |  |  |  |  | low disp, addr, or data |
| 4 | [optional] |  |  |  |  | high disp, addr, or data |
| 5 | [optional] |  |  |  |  | w dat |
| 6 | [optional] |  |  |  |  | high data |

! This is the general instruction format used by the majority of 2-operand instructions

There are over a dozen variations of this format
! Note that bytes 1 and 2 are divided up into 6 fields: opcode d w
mod
reg
r/m direction (or s = sign extension) word/byte mode register register/memory

## Instruction Format (Cont'd)

! Instruction may also be optionally preceded by one or more prefix bytes for repeat, segment override, or lock prefixes

In 32-bit machines we also have an address size override prefix and an operand size override prefix
! Some instructions are one-byte instructions and lack the addressing mode byte
! Note the order of bytes in an assembled instruction:
[Prefix] Opcode [Addr Mode] [Low Disp] [High Disp] [Low data] [High data]

- opc ode and addressing mode are NOT stored "backwords"


## Prefix Bytes

! There are four types of prefix instructions:

- Repetition
- Segment Overrides
- Lock
- Address/Operand size overrides (for 32-bit mac hines)

Encoded as follows (Each in a single byte)
! Repetition
REP, REPE, REPZ
F3H
REPNE, REPNZ
F2H

Note that REP and REPE and not distinct
Machine (microcode) interpretation of REP and REPE code depends on instruction currently being exec uted
! Segment override

| CS | $2 E H$ |
| :--- | :--- |
| DS | $3 E H$ |
| ES | $26 H$ |
| SS | $36 H$ |

! Lock FOH

## Details on Fields <br> Opcode Byte

! opcode field specifies the operation performed (mov, xchg, etc)
! d (direction) field specifies the direction of data movement:

$$
\begin{array}{ll}
d=1 & \begin{array}{l}
\text { data moves from operand specified by R/M } \\
\text { field to operand specified by REG field }
\end{array} \\
d=0 & \begin{array}{l}
\text { data moves from operand specified by REG } \\
\text { field to operand specified by R/M field }
\end{array}
\end{array}
$$

! d position MAY be replaced by "s" bit

$$
\begin{array}{ll}
\mathrm{s}=1 & \text { one byte of immediate data is present which } \\
\text { muct be sign-extended to produce a 16-bit } \\
\text { operand }
\end{array}
$$

$\mathbf{s}=\mathbf{0} \quad$ two bytes of immediate are present
! d position is replaced by "c" bit in Shift and Rotate instructions
indicates whether CL is used for shift count
! w (word/byte) spec ifies operand size

$$
\begin{array}{ll}
\mathbf{W}=\mathbf{1} & \text { data is word } \\
\mathbf{W}=\mathbf{0} & \text { data is byte }
\end{array}
$$

Address and Operand Size Overrides
! Our primary focus is 16 -bit instruction encoding so we will not disc uss 32-bit encoding beyond this topic

We only have one bit (the w bit) for operand size so only two operand sizes can be directly specified

16-bit machines: $\quad \mathrm{w}=0$ data is 8 bits; $\mathrm{w}=1$ data is 16 bits 32-bit machines: $\quad \mathbf{w}=0$ data is $\mathbf{8}$ bits; $\mathbf{w}=\mathbf{1}$ data is $\mathbf{3 2}$ bits
! Operand and Address size override prefixes are used to specify 32 -registers in 16 -bit code and 16 -bit registers in 32 bit code

66h = operand size override 67h = address size override
! Interpretation of an instruction depends on whether it is exec uted in a 16 -bit code segment or a 32 -bit code segment

| truction | 16-bit code | 32-bit code |
| :---: | :---: | :---: |
| mov ax,[bx] | 8B 07 | 6766 8B 07 |
| mov eax,[bx] | 66 8B 07 | 67 8B 07 |
| mov ax,[ebx] | 67 8B 03 | 66 8B 03 |
| mov eax,[ebx] | 6766 8B 03 | 8B 03 |

Addressing Mode Byte (Byte 2)
! Contains three fields
Mod Bits 6-7 (mode; determines how $\mathrm{R} / \mathrm{M}$ field is interpreted
Reg Bits 3-5 (register) or SREG (Seg register) R/M Bits 0-2 (register/memory)
! Specifies details about operands
! MOD
00 Use R/M Table 1 for R/M operand
01 Use R/M Table 2 with 8-bit displacement
10 Use R/M Table 2 with 16-bit displacement
11 Two register instruction; use REG table

| REG | $\mathrm{w}=0$ | $\mathrm{w}=1$ | REG | $\mathrm{w}=0$ | $\mathrm{w}=1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | AL | AX | 100 | AH | SP |
| 001 | CL | CX | 101 | CH | BP |
| 010 | DL | DX | 110 | DH | SI |
| 011 | BL | BX | 111 | BH | DI |
| SREG |  |  |  |  |  |
| 000 | ES | 001 CS | 010 SS |  | 110 DS |
| R/M Table 1 ( $\mathrm{Mod}=00$ ) |  |  |  |  |  |
| 000 | [BX+SI] | 010 [BP+SI] | 100 |  | 110 |
| 001 | [BX+DI] | 011 [BP+DI] | 101 | [DI] | 111 |

! R/M Table 2 (Mod = 01) Add DISP to register specified: 000 [BX+SI] 010 [BP+SI] 100 [SI] 110 [BP] 001 [BX+DI] 011 [BP+DI] 101 [DI] 111 [BX]

## Addressing Mode Byte

! In general is not present if instruction has no operands
! For one-operand instructions the $\mathbf{R} / \mathrm{M}$ field indic ates where the operand is to be found
! For two-operand instructions (except those with an immediate operand) one is a register determined by REG (SREG) field and the other may be register or memory and is determined by R/M field.

Direction bit has meaning only in two-operand instructions Indicates whether "destination" is specified by REG or by R/M Note that this allows many instructions to be encoded in two different ways

Addressing Mode 00
! Specifies R/M Table 1 (with NO displacement)

| 000 | $[B X+S I]$ | 010 | $[B P+S P]$ | 100 | $[S I]$ | 110 | Drc't Add |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 001 | $[B X+D I]$ | 011 | $[B P+D I]$ | 101 | $[D I]$ | 111 | $[B X]$ |

! Note that the $\mathbf{1 1 0}$ case (direct addressing) requires that the instruction be followed by two address bytes

There are then two possibilities:
1 Opcode Addressing Mode
2 Opcode Addressing Mode Offset-Low Offset-High
Examples:
MOV AX,[2A45]
MOV AX,[DI]

Addressing Mode 01
! Specifies R/M Table 2 with 8-bit signed displacement

| 000 | $[B X+S I+d i s p]$ | $011[B P+D I+d i s p]$ | $110[B P+$ disp] |
| :--- | :--- | :--- | :--- |
| 001 | $[B X+D I+d i s p]$ | 100 [SI+disp] | $111[B X+d i s p]$ |
| 010 | $[B P+S I+d i s p]$ | $101[D I+d i s p]$ |  |

All instructions have the form:
Opcode Addressing Mode Displacement
Examples
MOV AX,[BP+2]
MOV DX,[BX+DI+4]
MOV [BX-4],AX

## Addressing Mode 10

! Specifies R/M Table 2 with 16-bit unsigned displacement

000
001
010
[ $B X+S I+d i s p]$
[BX+DI+disp] 100 [SI+disp]
[BP+SP+disp] 101 [DI+disp]

110 [BP+disp]
111 [BX+disp]

Opcode Addressing Mode Disp-Low Disp-High

Note that we cannot have negative displacements <-128!

Examples:
ADD AX,[BX+1000h]

## Addressing Mode 11

! Specifies that R/M bits refer to REG table
All two operand register-to-register instructions use addressing mode 11

EXAMPLES:
MOV AX,[BX]
MOV DX,CX
MOV AH,BL

## Encoding Examples

! POP memory/register has the structure:

## 8FH MOD 000 R/M

! Note that w = 1 always for POP (cannot pop bytes)
! To POP into AX: MOD = 11 (Use REG table) $R / M=000$
Encoding: 8FH COH
To POP into BP:
MOD = 11
$R / M=101$
Encoding $=8 \mathrm{FH}$ C 3 H
To POP into memory location DS:1200H
MOD $=00$
$R / M=110$
Encoding = 8F 060012
To POP into memory location CS:1200H
MOD $=00$
$R / M=110$
Encoding =2E 8F 060012

## POP General Register

! This one-byte opcode has the structure:

## 01011 REG

So
POP AX $=01011000=58 \mathrm{H}$
POP $B X=01001011=5 B H$
! Note that there are two legal encodings of POP REG Shorter form exists because POPs are so common Most assemblers will use the shorter form

POP Segment Register
! This one-byte opcode has the structure:
OOREG111 07 1f 17
POP ES = $00000111=07 \mathrm{H}$
POP DS = $00011111=1 \mathrm{FH}$ POP SS = $00010111=17 \mathrm{H}$
! Note that both forms of POP REG do not follow the general rules outlined above--registers are coded into the opcode byte
! Note also that even though POP CS is illegal, DEBUG will correctly assemble it as $0 F$-- but will not unassemble it.

## Examples (Cont'd)

! MOV instruction has seven possible formats. We will not discuss them all.

MOV reg/mem,reg/mem
! This instruction has the structure:
100010dw MOD REG R/M Disp1 Disp2
where displacements are optional depending on the MOD bits
MOV AX,BX

- w = 1 because we are dealing with words
- MOD = 11 because it is register-register
- if $d=0$ then REG = source (BX) and $R / M=\operatorname{dest}(A X)$ $=1000100111011000$ (89 D8)
- if $d=1$ then $R E G=$ source $(A X)$ and $R / M=\operatorname{dest}(B X)$ $=1000101110100011$ (8B C 3)
! MOV [BX+10h],C L
- w = 0 because we are dealing with a byte
- d = 0 bec ause we need R/M Table 2 to encode [B X+10h] therefore first byte is $(10001000)=88 \mathrm{H}$
- since 10 H can be encoded as an 8-bit displacement, we can use MOD $=01$ REG $=001$ and $R / M=111=01001111=4 F H$ and the last byte is $\mathbf{1 0 H}$
result: 88 4F 10
Note: MOV [BX+10H],CX = 89 4F 10
! Can also encode MOV [BX+10h],CL with a 16-bit displacement, (MOD 10) although there is no reason to do so:


## 88 8F 1000

! Note that there is no way to encode a memory-memory move

> MOV reg/mem, immediate
! This instruction has the structure:

$$
1100 \text { 011w MOD } 000 \text { R/M disp1 disp2 }
$$

Where displacement bytes optional depending on value of MOD

MOV BYTE PTR [100H],10H

- w = 0 because we have byte operand
- MOD = 00 (R/M Table 1) R/M = 110 (Displacement)
- bytes 3 and 4 are address; byte 5 immediate data

C6 06000110
! This instruction has the structure:
1010 000w disp1 disp2

MOV AX,[0100]

- w = 1 because we have word operand


## A1 0001

! Note special form for accumulator Many other instructions have a short form for AX register
! Could also be assembled as:
10001011000001100000000000000001
8B 060001

## Immediate Operand Instructions

! Immediate mode instructions have only one register or memory operand; the other is encoded in the instruction itself

The Reg field is used an "opcode extension"
The addressing mode byte has to be examined to determine which operation is specified
add imm to reg/mem or imm to reg/mem $\begin{array}{ll}1000 \text { 00sw } & \quad \mathrm{mod} 000 \mathrm{r} / \mathrm{m} \\ 1000 \text { 00sw } & \mathrm{mod} 001 \mathrm{~m} / \mathrm{m}\end{array}$

- In many instructions with immediate operands the "d" bit is interpreted as the "s" bit

When the s bit is set it means that the single byte operand should be sign-extended to $\mathbf{1 6}$ bits

Example: add dx, 3 ;Add imm to reg16

1000 00sw mod000r/m
$\mathrm{w}=1$ ( DX is $\mathbf{1 6}$ bits) $\quad \bmod =11$ (use REG table) $\quad \mathrm{r} / \mathrm{m}=010=D X$
With s bit set we have
1000001111000010 operand = 83 C 203
With s bit clear we have
1000000111000010 operand =81 C2 0300

Equivalent Machine Instructions
! The short instructions were assembled with debug's A command

The longer instructions were entered with the E command

| 1822:0100 58 | POP | AX |
| :--- | :--- | :--- |
| 1822:0101 8FCO | POP | AX |
| 1822:0103 894F10 | MOV | [BX+10], CX |
| 1822:0106 898F1000 | MOV | [BX+0010],CX |
| 1822:010A A10001 | MOV | AX, [0100] |
| 1822:010D 8B060001 | MOV | AX, [0100] |

! The above examples show inefficient machine language equivalences.

There are also plenty of "efficient" equivalences where the instructions are the same length
! Eric Isaacson claims that the A86 assembler has a unique "footprint" that allows him to detect whether or not a machine language program has been assembled with A86

# Instruction Format Reference <br> Addressing Mode Byte 

MOD Field (determines how $R / M$ operand is interpreted)

| 00 | Use R/M Table 1 for $R / M$ operand |
| :--- | :--- |
| 01 | Use R/M Table 2 with 8 -bit signed displacement |
| 10 | Use R/M Table 2 with 16 -bit unsigned displacement |
| 11 | Use REG table for $R / M$ operand |

## REG Field



R/M Table 1 (Mod $=00$ )

| 000 | $[B X+S I]$ | 010 | $[B P+S I]$ | 100 | $[S I]$ | 110 | Direct Addr |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 001 | $[B X+D I]$ | 011 | $[B P+D I]$ | 101 | $[D I]$ | 111 | $[B X]$ |

R/M Table 2 (Mod = 01 or 10)

| 000 | $[B X+S I+D i s p]$ |  | 101 | $[D I+D i s p]$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 001 | $[B X+D I+D i s p]$ | 011 | $[B P+D I+D i s p]$ | 110 | $[B P+D i s p]$ |
| 010 | $[B P+S I+D i s p]$ | 100 | $[S I+D i s p]$ | 111 | $[B X+D i s p]$ |

Direction Bit: 0 means data moves from REG operand to $R / M$ operand 1 means data moves from $R / M$ operand to $R E G$ operand (For some instructions with immediate operands, s-bit in place of $D$ bit means if $s=1$ data is sign extend 8-bit data for word operation)
Word Bit: $\quad 1=$ word operands, $0=$ byte operands

| Repetition Prefix Codes | Segment Override Prefix Codes |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| REP, REPE, REPZ F3h | CS | 2 Eh | DS | 3 Eh |  |
| REPNE, REPNZ | F2h | ES | $26 h$ | SS | $36 h$ |

Selected Instruction Formats

| Instruction | $\underline{\text { Opcode }}$ |
| :--- | :--- |
| ADC reg/mem with reg | 000100 dw |
| ADC immed to reg/mem | 100000 sw |
| ADD reg/mem with reg | 000000 dw |
| ADD immed to accumulator | 0000010 w |
| ADD immed to reg/mem | 100000 sw |
| OR reg/mem with reg | 000010 dw |
| OR immed to reg/mem | 100000 sw |
| OR immed to accumlator | 0000110 w |
| INC reg16 | 01000 reg |
| INC reg/mem | 111111 w |
| MOV reg/mem to/from reg | 100010 dw |
| MOV reg/mem to segreg | 10001110 |
| MOV immed to reg/mem | 1100011 w |
| MOV immed to reg | 1011 wreg |

MOV direct mem to/from acc
XCHG reg/mem with reg 1000011w
XCHG reg16 with accum. $10010 r e g$
CMP reg/mem with reg
CMP immed to accumulator
CMP immed to reg/mem
POP reg
POP segreg
POP reg/mem
RCL reg/mem, CL/immediate
RCR reg/mem, CL/immediate
STOS
CMPS
MUL reg/mem

Opcode 000100 dw 100000 sw 000000 dw 0000010 w 100000 sw 000010 dw 0000110w 01000reg 1111111w 100010 dw 10001110 1100011w 1011wreg 101 001110dw 0011110w 100000 sw 01011reg $00 r e g 111$ 10001111 110100 cw 110100 cw 1010101w 1010011w 1111011w

Addr.Mode
modregr/m [addr] mod010r/m data modregr/m [addr] data modOOOr/m [addr] data modregr/m modOO1r/m [addr] data data
mod000r/m [addr]
modregr/m [addr]
modsegr/m (seg = segreg)
modOOOr/m [addr] data
data
modregr/m [addr]
modregr/m [addr]
data
mod111r/m [addr] data
modxxxr/m (xxx = don't care)
mod010r/m [addr] (if c=0 shift= 1, modO11r/m [addr] if c=1 shift = CL)
mod100r/m [addr]

